Quantcast
Channel: Motor drivers forum - Recent Threads
Viewing all articles
Browse latest Browse all 21992

RE: DRV8305: device danaged more times with AVDD 0V after crash

$
0
0

I uploaded the schematics. Im not sure if you see that. I try it again after my comments.

You see it is the circuit from the datasheet proposal.

I drive the board via  the edge connectors with an atmel Mega2656 controller. It delivers the PWMs the SPI communication and reacts to nFault and PWRgood with stopping the PWMs.

The software runs in 3-PWM mode. The free 3 Lowgates are steadyly programmed to 0V.

The connection of both grounds and VREG happens at the control connector P5, where GND is shortly conected to the goundplane . VREG is layouted to the connector (distance about 2 cm).

How I can post an schematic ?

Bye Tetrastruct.


Viewing all articles
Browse latest Browse all 21992

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>